POTENTIAL BARRIER ESTIMATION WITH A GRAPHICAL METHOD

  • Souad Merabet University of Jijel, Department of Electronics, Laboratory of Renewable Energy, Jijel, Algeria
  • Bilal Djellil 2University of Jijel, Department of Electronics, Laboratory of the Materials Studies, Jijel, Algeria
Keywords: traps, charge carrier, dopant concentration, grain size

Abstract

In this work, a representative graphical method was used to estimate the potential barrier at grain boundaries in polycrystalline materials. The used equation for the determination of trapping density states is closely related to the doping concentration in the layer. The obtained results showed that this density is a crucial parameter for estimating the maximum barrier value. This parameter strongly depends on the grain size and, consequently, on the grain boundary width. The conduction (or transport) properties represented by the thermionic current and the effective mobility also prove this dependence. Also, the obtained results are in good agreement with the experientially measured values from previous works.

References

1 B. Olyaeefar, S. Ahmadi-Kandjani, A. Asgari, Classical modelling of grain size and boundary effects in polycrystalline perovskite solar cells, J. Solar Energy Materials and Solar Cells, 180 (2018), 76?82, https://doi.org/10.1016/j.solmat.2018.02.026

2 S. Park, M. A. Shehzad, M. F. Khan, G. Nazir, J. Eom, H. Noh, Y. Seo, Effect of grain boundaries on electrical properties of polycrystalline graphene, J. Carbon, 112 (2017), 142?148, https://doi.org/10.1016/j.carbon.2016.11.010

3 M. Hogyoku, T. Izumida, H. Tanimoto, N. Aoki, S. Onoue, Grain-boundary-limited carrier mobility in polycrystalline silicon with negative temperature dependence: modeling carrier conduction through grain-boundary traps based on trap-assisted tunneling, Jpn. J. Appl. Phys., 58 (2019), SBBA01, https://doi.org/10.7567/1347-4065/aaf7fa

4 M. V. Frischbier, H. F. Wardenga, M. Weidner, O. Bierwagen, J. Jia, Y. Shigesato, A. Klein, Influence of dopant species and concentration on grain boundary scattering in degenerately doped In2O3 thin films, J. Thin Solid Films, Part B, 614 (2016), 62?68, https://doi.org/10.1016/j.tsf.2016.03.022

5 L. Carnel, I. Gordon, K. Van Nieuwenhuysen, D. Van Gestel, G. Beaucarne, J. Poortmans, Defect passivation in chemical vapour deposited fine-grained polycrystalline silicon by plasma hydrogenation, J. Thin Solid Films, 487 (2005), 147?151, https://doi.org/10.1016/j.tsf.2005.01.081

6 S. Merabet, M. Boukezzata, Analysis of boron profiles as function of nitrogen content in silicon, J. Thin Solid Films, 690 (2019), 137537, https://doi.org/10.1016/j.tsf.2019.137537

7 Y. Zhao, Q. Song, H. Ji, W. Cai, Z. Liu, Y. Cai, Multi-scale modeling method for polycrystalline materials considering grain boundary misorientation angle, Materials & Design, 221 (2022), 110998, https://doi.org/10.1016/j.matdes.2022.110998

8 K. Sharma, Study of photovoltaic properties of silicon solar cell and their dependence on grain boundaries, J. Advanced Research in Engineering and Technology, 11 (2020) 9, 1112?1119, https://doi: 10.34218/ijaret.11.9.2020.111

9 A. Abass, B. Maes, D. Van Gestel, K. Van Wichelen, M. Burgelman, Effects of inhomogeneous grain size distribution in polycrystalline silicon solar cells, Energy Proc., 10 (2011), 55–60, https://doi.org/10.1016/j.egypro.2011.10.152

10 ] A. Abass, D. Van Gestel, K. Van Wichelen, B. Maes, M. Burgelman, On the diffusion length and grain size homogeneity requirements for efficient thin-film polycrystalline silicon solar cells, J. Phys. D: Appl. Phys., 46 (2012), 045105, https://doi.org/10.1088/0022-3727/46/4/045105

11 M. Burgelman, P. Nollet, S. Degrave, Modelling polycrystalline semiconductor solar cells, Thin Solid Films, 361 (2000), 527–532, https://doi.org/10.1016/S0040-6090(99)00825-1

12 Y. Yanfa, Y. Wan-Jian, W. Yelong, S. Tingting, P. R. Naba, L. Chen, J. Poplawsky, Z. Wang, J. Moseley, H. Guthrey, H. Moutinho, S. J. Pennycook, M. M. Al-Jassim, Physics of grain boundaries in polycrystalline photovoltaic semiconductors, J. Appl. Phys., 117 (2015) 112807, https://doi.org/10.1063/1.4913833

13 B. Gaury, P. M. Haney, Charged grain boundaries and carrier recombination in polycrystalline thin film solar cells, Physical Review Applied, 8 (2017), 054026, https://doi.org/10.1103/PhysRevApplied.8.054026

14 R. Gegevicius, M. Franckevicius, V. Gulbinas, The role of grain boundaries in charge carrier dynamics in polycrystalline metal halide perovskites, Eur. J. Inor. Chem., (2021) 35, 3519?3527, https://doi.org/10.1002/ejic.202100360

15 C. Persson, A. Zunger, Anomalous grain boundary physics in polycrystalline CuInSe2: the existence of a hole barrier, Physical Review Letters, 91 (2003) 26, 266401, https://doi: 10.1103/PhysRevLett.91.266401

16 R. Herberholz, U. Rau, H. W. Schock, T. Haalboom, T. Gödecke, F. Ernst, C. Beilharz, K. W. Benz, D. Cahen, Phase segregation, Cu migration and junction formation in Cu(In,Ga)Se2, Eur. Phys. J. Appl. Phys., 6 (1999) 2, 131–139, https://doi.org/10.1051/epjap:1999162

17 A. Niemegeers, M. Burgelman, R. Herberholz, U. Rau, D. Hariskos, Model for electronic transport in Cu(In,Ga)Se2 solar cells, Prog. Photovolt. Res. Appl., 6 (1998) 6, 407?421, https://doi.org/10.1002/(SICI)1099-159X(199811/12)6:6<407::AID PIP230>3.0.CO;2-U

18 M. J. Romero, K. Ramanathan, M. A. Contreras, M. M. Al-Jassim, R. Noufi, P. Sheldon, Cathodoluminescence of Cu(In,Ga)Se2 thin films used in high-efficiency solar cells, Appl. Phys. Lett., 83 (2003), 4770, https://doi.org/10.1063/1.1631083

19 J. Y. W. Seto, The electrical properties of polycrystalline silicon films, Journal of Applied Physics, 46 (1975) 12, 5247?5254, http://dx.doi.org/10.1063/1.321593

20 T. Kamins, Polycrystalline silicon for integrated circuits applications, Stanford University, 1988, Kluwer Academic Publishers

21 E. Canessa, V. L. Nguyen, Non-linear I–V characteristics of double Schottky barriers and polycrystalline semiconductors, Physica B: Condensed Matter, 179 (1992) 4, 335?341, https://doi.org/10.1016/0921-4526(92)90634-5

22 F. Greuter, G. Blatter, Electrical properties of grain boundaries in polycrystalline compound semiconductors, Semicond. Sci. Technol,. 5 (1990) 2, 111, https://doi.org/10.1088/0268-1242/5/2/001

23 S. Tsurekawa, K. Kido, T. Watanabe, Measurements of potential barrier height of grain boundaries in polycrystalline silicon by Kelvin probe force microscopy, J. Philosophical Magazine Letters, 85 (2005) 1, 41?49, https://doi.org/10.1080/09500830500153859

24 N. Gupta, B. P. Tyagi, An analytical model of the influence of grain size on the mobility and transfer characteristics of polysilicon thin-film transistors (TFTs), J. Physica Scripta, 71 (2006) 2, 225–228, doi:10.1238/Physica.Regular.071a00225

25 ] J. P. Colinge, E. Demoulin, F. Delannay, M. Lobet, J. M. Temerson, Grain size and resistivity of LPCVD polycrystalline silicon films, J. Electrochem. Soc., 128 (1981), 2009–2014, https://doi.org/10.1149/1.2127785

26 B-H. Yan, B. Li, R-H. Yao, W-J. Wu, A physics-based effective mobility model for polycrystalline silicon thin film transistor considering discontinuous energy band at grain boundaries, Jpn. J. Appl. Phys., 50 (2011), 094302, https://doi: 10.1143/jjap.50.094302

27 J. G. Lee, T. W. Kim, Effects of the grain boundary and interface traps on the electrical characteristics of 3D NAND flash memory devices, J. Nanosci. Nanotechnol., 18 (2018) 3, 1944?1947, https://doi.org/10.1166/jnn.2018.15000

28 G. Baccarani, B. Ricc?, G. Spadini, Transport properties of polycrystalline silicon films, J. Appl. Phys., 49 (1978), 5565?5570, https://doi.org/10.1063/1.324477

29 T. Takagi, F. Koyama, K. Iga, Potential barrier height analysis of AlGaInP multi-quantum barrier (MQB), Jpn. J. Appl. Phys., 29 (1990), L1977, https://doi.org/10.1143/JJAP.29.L1977

30 H. Dong, J. Sun, S. Ma, J. Liang, T. Lu, Z. Jia, X. Liu, B. Xu, Effect of potential barrier height on the carrier transport in InGaAs/GaAsP multi-quantum wells and photoelectric properties of laser diode, J. Phys. Chem. Chem. Phys., 18 (2016) 9, 6901?6912, https://doi.org/10.1039/C5CP07805A

31 A. Shamir, I. Amit, D. Englander, D. Horvitz, Y. Rosenwaks, Potential barrier height at the grain boundaries of a poly-silicon nanowire, Nanotechnology, 26 (2015) 35, 355201, https://doi.org/10.1088/0957-4484/26/35/355201

32 S. D. Brotherton, Introduction to thin film transistors, Chapter 8, Poly-Si TFT Performance, Springer International Publishing, 2013, Switzerland

]33 A. T. Hatzopoulos, D. H. Tassis, N. A. Hastas, C. A. Dimitriadis, G. Kamarinos, On-state drain current modeling of large-grain poly-Si TFTs based on carrier transport through latitudinal and longitudinal grain boundaries, IEEE Transactions on Electron Devices, 52 (2005) 8, 1727?1733, https://doi.org/10.1109/ted.2005.852732

34 H. Ikeda, Analysis of grain boundary induced nonlinear output characteristics in polycrystalline-silicon thin-film transistors, Jpn. J. Appl. Phys., 45 (2006) 3R, 1540, https://doi.org/10.1143/JJAP.45.1540

35 M. Wang, M. Wong, An effective channel mobility-based analytical on-current model for polycrystalline silicon thin-film transistors, IEEE Transactions on Electron Devices, 54 (2007) 4, 869?874, https://doi.org/10.1109/ted.2007.891248

36 M. Wong, T. Chow, C. C. Wong, D. Zhang, A quasi two-dimensional conduction model for polycrystalline silicon thin-film transistor based on discrete grains, IEEE Transactions on Electron Devices, 55 (2008) 8, 2148?2156, https://doi.org/10.1109/ted.2008.926277

37 A. Valletta, P. Gaucci, L. Mariucci, A. Pecora, M. Cuscun?, L. Maiolo, G. Fortunato, Threshold voltage in short channel polycrystalline silicon thin film transistors: Influence of drain induced barrier lowering and floating body effects, J. Appl. Phys, 107 (2010) 7, 074505, https://doi.org/10.1063/1.3359649

38 B. Du, C. Han, Z. Li, C. Han, J. Li, M. Xiao, Z. Yang, Effect of polarity-reversal voltage on charge accumulation and carrier mobility in silicone rubber/silicon carbide composites, IET Sci. Meas. Technol., 15 (2021), 184–192, https://doi.org/10.1049/smt2.12020

Published
2023-01-25
How to Cite
1.
Merabet S, DjellilB. POTENTIAL BARRIER ESTIMATION WITH A GRAPHICAL METHOD. MatTech [Internet]. 2023Jan.25 [cited 2026Jul.14];57(1):3–9. Available from: https://mater-tehnol.si/index.php/MatTech/article/view/628